CD PLAYER DIGITAL SIGNAL PROCESSOR

DESCRIPTION

The M50423FP is a CMOS IC developed for compact disc (CD) sound reproducing applications. It has adjustment-free PLL, error correction circuitry, etc. and is used in a CD digital signal processing section. Applications include also CD-ROM and CD-G, as well as CD-DA.

FEATURES

- Adjustment free EFM-PLL circuit (built-in VCO)
- ■±8 frames jitter margin
- Easy-to-handle CLV servo commands
- Subcode parallel/serial interface
- Selection available from 2 times and 4 times over sampling
- 18/20bit output available (with 4 times oversampling)
- Dual DAC output available (with 4 times oversampling)




Outline 80P6-B


0.8mm pitch QFP (20.0mm × 14.0mm × 2.15mm)

RECOMMENDED OPERATING CONDITIONS


Supply voltage range $V_{DD} = 4.5 \sim 5.5 V$ Rated supply voltage $V_{DD} = 5 V$ Rated power dissipation 90 mW



CD PLAYER DIGITAL SIGNAL PROCESSOR



NC: NO CONNECTION



CD PLAYER DIGITAL SIGNAL PROCESSOR

PIN DESCRIPTION

	PRIF I	
Name	1/0	Function
EMP	0	Emphasis flag output. Emphasis = 1
PWM ₁	0	Disc motor driving PWM output 1
PWM ₂	0	Disc motor driving PWM output 2. +
DOTX	0	Output of digital interface
ACRCY	1	Clock accuracy input
TEST	_	Test control input. Normal = 0
DOBSEL	1	Data bit select 18bit = 1
DASEL1	1	DAC interface format select 1
DASEL ₂	Ī	DAC interface format select 2
DASEL ₃	1	DAC interface format select 3
DASEL4	-	DAC interface format select 4
MSD	1	Microcomputer interfece serial data input
MCK	1	Microcomputer interface shift cloc input
MLA	T	Microcomputer interface data latch clock
ACLR	1	Microcomputer interface register clear input
HFD		High frequency signal detect
HF	i	High frequency signal input
IREF		Current reference
TLC	Ö	Output from slicon level control
LPF	1/0	PLL loop filter
LOCK/		Lock status/Disc rotation down signal
DRD	0	output
SYCLK	0	Frame lock status output. Lock = 1
V _{DD2}		Vop for data slicer and VCO
DRD	Ō	Disc rotation down signal output,
EFFK	0	EFM frame clock output duty ≒ 50 %
SCINT	0	Interrupt output of subcode Q
SQRO	0	Subcode Q register output
SORCK		Subcode Q register
SCOR	0	Subcode sync output. So + S1
CRCF	0	Subcode Q CRC check flag output. CROCK = 1
SCCK	ı	Shift clock input for serial subcode data output
Vss2	ī	Ground. 0V
SCOE ₂	ı	Enable input of subcode T~Wch output. 0: High Z
SCOE1	1	Enable input of subcode $P \sim Sch$ output. $O: High Z$
SBCW	0	Subcode Wch output
SBCV	0	Subcode Vch output
SBCU	0	Subcode Uch output
SBCT	0	Subcode Tch output
SBCS	0	Subcode Sch output
SBCS	0	Subcode Sch output Subcode Rch output

Name	1/0	Function
SBCQ	0	Subcode Qch output
SBCP	0	Subcode Pch output. Pch~Wch serial data output
RAS	0	Row address strobe to RAM
NC	-	NO CONNECTION
RDB ₂	1/0	Data input/output 2 to RAM
NÇ	-	NO CONNECTION
RDB ₁	1/0	Data input/output 1 to RAM
RDB4	1/0	Data input/output 4 to RAM
CAS	0	Column address strobe signal output to RAM
RDB ₃	1/0	Data input/output 3 to RAM
WE	0	Write enable output to RAM
NC	-	NO CONNECTION
RAD ₁	0	Address output 1 to RAM
RAD ₂	0	Address output 2 to RAM
RAD ₃	0	Address output 3 to RAM
RAD ₇	0	Address output 7 to RAM
RAD4	0	Address output 4 to RAM
RAD ₅	0	Address output 5 to RAM
RAD ₆	0	Address output 6 to RAM
RAD ₀	0	Address output 0 to RAM
EST ₂	0	Error status 2, Error to be interpolated detected at C2
EST:	0	Error status 1, Error detected at C1
V _{DD1}	1	Power supply 5V
DOFK	0	OSC frame clock output. 7. 35kHz, duty=50%
FSCK	0	Clock output 44.1kHz (fs)
C846	0	Clock output. 8 4672MHz
C423	0	Clock output. 4 2336MHz
C16MI	ı	1/2 divider input with internal feedback resistor
C8MO	0	1/2 divider output
Χı	ı	Crystal oscillator input with internal feedback resistor
Xo	0	Crystal oscillator output
DO1	0	Dual DAC Rch serial data output
Vssı	1.	Ground 0V
DSCK	0	Data shift clock to DAC
LRCK	0	Lch/Rch clock to DAC or APTL clock
DO ₂	0	Dual DAC Lch serial data output
WDCK	ō	Word clock to DAC or APTL clock
DLRCK	ō	Lch/Rch clock
APTL	0	DAC sampling clock Lch
APTR	0	DAC sampling clock Rch

CD PLAYER DIGITAL SIGNAL PROCESSOR

ABSOLUTE MAXIMUM RATINGS (Ta = 25 °C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Uniit
V _{DD} -V _{SS}	Supply voltage		-0.3~+7.0	٧
Vt	Input voltage	$(RP = 0 \Omega)$	Vss-0.3 ≤ Vi ≤ Vpp+0.3	V
Vo	Output voltage	$(R_P = 0 \Omega)$	Vss-0.3≦ Vo ≦ Vpp	V
VP	Pull up voltage		Vp≤ Vpp + 2mA * Rp	٧
Topr	Operating temperature		-10~+70	°C
Tstg	Storage temperature		-40~+125	°C
Pd	Power dissipation		350	mW

RP: Pull up resistor

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Test conditions	Applied	Limits			11.2
	1 alametei	rest conditions	pin	Min	Тур	Max	Unit
VDD	Supply voltage			4.5	5.0	5.5	٧
ViH1	High-level input voltage 1		2)	V ₀₀ ≠0.5	_	VDD	V
ViH2	High-level input voltage 2		1)	Voo *0.7	_	VDD	V
VIL1	Low-level input voltage 1		2)	Vss	_	Voo ±0.08	V
VIL2	Low-level input voltage 2		1)	Vss	_	Voo *0.3	V
fosc	Oscillation frequency (X'tal)			-	8.46	-	MHz
fvco	Oscillation frequency (VCO)			-	8.64	_	MHz

Note 1. Applied pin

1) DASEL1~DASEL4, ACRCY, DOBSEL, TEST
2) HFD, SCOE1, SCOE2, SCCK, MSD, MCK, MLA, ACLR, RDB1~RDB4, SQRCK

ELECTRICAL CHARACTERISTICS (Ta = 25 °C, VDD = 5V, unless otherwise noted)


Symbol	Parameter	Test conditions	Applied	Test	Limits			Unit
Symbol	ratameter	Test conditions	pin	circuit	Min	Тур	Max	Unit
VDD	Supply voltage	T _a = - 10~ + 70 ℃		1	4.5	5.0	5.5	V
lop	Circuit control	fosc = 8.4672MHz fvco = 8.6436MHz		2	-	18	40	mA
Voн	High-level output voltage	VDD=4.5V, IOH=-0.8mA	3)	3	3.5	_	-	V
Vol	Low-level output voltage	VDD=4.5V, IOL = 0.8mA	3)	3	_	_	0.4	V
hн	High-level intput current	V _{IH} = 4.5V	4)	4	-	_	2	μА
h_	Low-level intput current	V _{IL} = 0.5V	4)	4	-	_	-2	μА
lozh	Off state high-level output current	VoH= 4.5V	5)	5	_	-	2	μА
lozL	Off state low-level output current	Vol = 0.5V	5)	5	-	-	- 2	μА
fvco1	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	V _{LPF} = 1.0V		6	_	_	3.0	kHz
fvco2	VCO (EFFK) free running frequency	VLPF = 2.5V		6	7.8	9.5	-	kHz
fvcos	Tree running traducticy	V _{LPF} = 4.0V		6	9.5	-	-	kHz

Note 2. Applied pin

3) Output and input/output pin except Xo, TLC, LPF 4) Input pin except XI, C16MI, IREF 5) RDB1~RDB4, SBCP~SBCW

CD PLAYER DIGITAL SIGNAL PROCESSOR

TEST CIRCUIT



FUNCTIONAL DESCRIPTION


1. Data slicing/PLL

The M50423FP has an analog front-end for incoming HF (EFM) signal. Using CMOS-Analog technology, the front-end comprises an automatic slice level control circuit and EFM-PLL circuit with internal adjust-free VCO. The block-diagram shows the analog front-end. The HF signal is sliced by the HF comparator and a DC level is feed back from TLC to HF through the external CR. If HFD goes High because of a defect an disc, then TLC time off and holds the DC level. EFM-PLL extracts the EFM clock signal from the HF signal. The PLL circuit has a phase/frequency comparator not provides

the M50423FP with a wide capture/lock range. There is no need to adjust the VCO. LPF is the charge-pump output and same-time control voltage input to the VCO. LPF turns off when HFD goes High.


IREF is the reference current input used to determine the current of charge pumps TLC and LPF, operating point of HF comparator, and VCO free running frequency. If IREF is connected to a noisy power supply through a resistor, VCO is modulated and the error-rate increases. Therefore, power supply noise at IREF must be held to a minimum.

BLOCK DIAGRAM (Data slicing/PLL)



CD PLAYER DIGITAL SIGNAL PROCESSOR


(1) Automatic slice level control



C2: 0.022 μF R: 33k Q


Vin: HF0.5VP-P Min

The slice level control circuit is formed by connecting a resistor and capacitors to the HF (High-Frequency signal input) and TLC (slice level control oputput) pins.



Since the adjustment-free VCO is built in, the adjustment-free PLL circuit can be formed by connecting a resistor and capacitors to the LPF (low-pass filter) pin.

(3) Reference current




R: 120k Ω

A resistor must be connected between the IREF pin and Voo in order to set the reference current used in determining the current values of the TLC pin and LPF pin, the comparator operating current of the slice level control circuit, and the VCO free-run frequency.


2. Demodulation/Decoding

The EFM signal converted to logic level and the EFM clock extracted from the EFM signal are input to the demodulator and decoder block. The EFM demodulator must be synchronized to the EFM clock. The decoder uses the clock from the X'tal oscillator. Jitter between the EFM signal and output of the decoder is absorbed by external RAM.

(1) Clock generator




(a) The oscillation circuit can be formed by connecting a X'tal oscillator (8.4672MHz) and load capacitors to pins X₁ and X₀.



(b) When the system contains a clock (8.4672MHz), the clock can be input to pin XI via a capacitor without using the X'tal oscillator.

If the input signal is logic level, the capacitor is not necessary



(c) When the system contains a clock $(8.4672 \times 2 = 16.9344 \text{MHz})$, the internal 1/2 divider can be used by connecting pin X₁ to pin C8MO and inputting the clock to pin C16MI via a capacitor.

The 1/2 divider between C16MI and C8MO can be used for any purpose, independent of other functions.

(2) Frame Synchronization

EFM demodulating is done by Programmable Logic Array conversion table. The demodulator must be synchronized to EFM signal for each frame. The frame sync protection circuit

holds the synchronization and prevents false synchronization of the demodulator when bit-slipping or missynchronization occurs.




Fig. 1 Frame synchronization block diagram

The generating condition of the counter reset signal (Reset) in the EFM timing generator is indicated as follows:

Reset = (Sync * Tfs) + (Sync * Window)

* : Logical product

+ : Logical sum

Sync : Synchronizing signal

Tfs: Detection signal of synchronizing signal space = 588

Window: Window signal ± 7ck


In the synchronous state, sync and Tfs generate simultaneously and sync comes to the center of the window. At this time, 1 is output to the SYCLK pin.

Frame sync status is output to SYCLK pin.

The SYCLK output includes some bounce even when the sync pattern is lost because of a defect an the disc. Hence, there is a need for debouncing the sync status signal for it to be monitored by the system control microcomputer.

Debouncing is in the M50423FP by monitoring the frame sync status at 1/16 EFM frame clock intervals and then outputting the result to the LOCK/DRD pin. If the monitored status is locked then output is High. Eight continuous unlocked outputs becomes Low.

LOCK/DRD pin outputs DRD signal (see Sec. 3) when the discmotor is braking by the command from microcomputer. The following pages contain the block diagram and the output timing.



CD PLAYER DIGITAL SIGNAL PROCESSOR

(3) Subcode demodulation

Among data converted from 14-bits EFM signal to 8-bit symbols, subcodes P, Q, R, S, T, U, V and W are output to pins SBCP-SPCW respectively. When the subcode synchronizing patterns So or S1 is detected as synchronizing signal of subcode data, the synchronizing signals are output to the SCOR pin.

Pins SBCP-SBCW are a Three-State output system controlled by pins, SCOE1 and SCOE2 as shown in the table below.

A CRC check is made for the Q channel data, and if the data is correct, a 1 is output to the CRCF pin. The EMP pin displays whether or not emphasis is present. The subcode data is not only output in parallel, but also can be obtained serially via SBCP, by inputting a clock to SCCK.

Subcode output timing are shown Fig. 2.

SUBCODE DEMODULATION

SC0E ₁	SC0E ₂	SBCP	SBCQ	SBCR	SBCS	SBCT	SBCR	SBCV	SBCW
0	0	Н	igh-im	pedano	e	Н	ligh-im	pedano	ce
1	0	Р	Q	R	S	Н	ligh-im	pedano	ce
0	1	Н	igh-im	pedano	e	Т	U	٧	W
_ 1	1	Р	a	R	S	T	J	٧	W




Fig. 2 Subcode output timing




Fig. 3 RAM interface timing


CD PLAYER DIGITAL SIGNAL PROCESSOR

(4) Subcode Q register

Subcode Q-channel data are output to SBCQ pin.

The M50423FP stores the Q data in an 80-bit shift register and if CRC is OK, the system control microcomputer can access the Q data from the SBCQ pin by inputting the read-out clock to SQRCK pin. If the CRC check is OK, the M50423FP outputs the interrupt signal to the microcomputer from SCINT, synchronaized with SCOR (Subcode sync.) signal.

Timing chart



CD PLAYER DIGITAL SIGNAL PROCESSOR

(5) RAM interface/CIRC decoding

A 64K $(4 \times 16\text{K})/256\text{K}$ $(4 \times 64\text{K})$ dynamic RAM is needed as the external memory for temporary storage to process CIRC decoding (C1 decoding, C2 decoding, unscramble and de-interleave) and output interpolation.

By using a 64K/256K RAM, jitter is absorbed up to ± 8 frames (max.).

Fig. 3 shows the timing for reading from and writing to the RAM.

Dowing CIRC decoding, double error correction is used for both C1 and C2 decoding.


When correction is not possible, average interpolation or pre-hold interpolation is performed.


Error states which are detected during decoding are output to pins EST1 and EST2.

When an error is detected by C1 decoding, 1 is output to pin EST₁. When an error word is judged incorrectable by C2 decoding, a "1" is output to pin EST₂.

The output timings for pins EST1 and EST2 are as follows:

Timing chart






3. Microcomputer Interface


CLV servo, MUTE, and ATT system are controlled by serial commands from the microcomputer.

The timing, names, and functions of each control register are as follows:

Timing chart



O DUMMY (Don't care) Х ① S/S(START/STOP) register start = 1 ② BCON(BRAKECONTROL) register enable = 1 3 BRAK (BRAKE) register brake = 1 -12dB = 1(4) ATT (ATTENUATE) register 5 MUTE register muting = 06 S/S timer reset register reset = 1 M50423FP = 1TIC code



t min: 500ns

Function of microcomputer interface register

Register	Register name	Function	Oper	Maria		
No.	register flame	1 diredon	0	1	Note	
0	DUMMY	Don't care	_			
0	S/S (START/STOP)	Controls START/STOP of the disk motor	DISC MOTOR STOP (OFF)	DISC MOTOR START (ON)	0 by ACLR	
@	BCON (BRAKECONTROL)	Determines if BRAKE control is necessary	BRAKE 0.3sec.	BRAKE is controlled by BRAK register	0 by ACLR	
3	BRAK (BRAKE)	Controls BRAKE	BRAKE OFF (MOTOR OFF)	BRAKE ON	When BCON = 1	
4	ATT (ATTENUATE)	Sets attenuation (-12dB)	OdB	- 12dB	When MUTE = 1	
(5)	MUTE	Sets the muting	− ∞ dB	OdB	0 by ACLR	
6	S/S timer reset	Resets the S/S timer which sets the time of KICK and BRAKE to 0.3sec.	S/S timer enable	S/S timer disable	1 by ACLR	
Ī	IC code	Distinguishes the command to the M50423FP	_	Excuting command	0 is code for M51564P	

Examples of system control are as follows:

Or	Register name	⊚ DUMMY	⊖S/S	® BCON	® BRAK	⊕ ATT	@ MUTE	@S/S timer reset	○ (④ IC code
MUT	E					-	0		1
ATT						1	1		1
0.3se	c.KICK→CLV		1					0	1
0.3se	c.BRAKE→MOTOR OFF		0	0				0	1
BRAK	Œ		0	1	1			0	1
MOTO	OR OFF		0	1	0			0	1
0.3se	c. timer disable							1	1
MOTOR	off(without 0.3sec.BRAKE)		0	0				1	1
CLV	(without 0.3sec. KICK)		1	0				1	1
	following is example of old sequence.	the	mo	st s	imp	lifie	d sy	yste	m
	STOP		0	0	0	0	0	1	1
	0.3sec. KICK→CLV			0	0	0	0	0	1
	PLAY				0	0	1	0	1
	FF/FR]	1	0	0	1	1	0	1
	PLAY		1	0	0	0	1	0	1
¥	0.3sec. BRAKE→STOP		0	0	0	0	0	0	1

- * The blanks mean "Don't care" or that other commands can be used simultaneously
- * KICK period can be extended by repetition of start procedure.
- * The software developed on the M50421P/M50422P can be utilized on the M50423FP (upward compatible). However, when using this software, the following functions on the M50423FP are not available: subcode Q-register, subcode Q-interrupt signal LOCK/DRD output.

When the M50423FP detects that the number of rotations is less than 2/3 that of the normal play state, it output the disc rotation deterioration signal to the DRD pin.

By using this signal in the following stop sequence, the disc can be correctly stopped.

Register name Operation or µ-COM Operation	⊘ DUMMY	98/8	® BCON	@ BRAK	⊕ ATT	@ MUTE	@S/S timer reset	3 IC code
PLAY		1	0	0	0	1	0	1
BRAKE		0	1	1	0	0	0	1
(HFD: H checking by microco	omp	uter)					
(Measuring tono (DRD: 0→1)				KE	sta	ert		
(Stop HFD checking and) add	litio	nal	BRA	KE	tim	ne 2	×t	DRD
MOTOR OFF		0	1	0	0	0	0	1

The DRD signal is output to both the DRD pin and also the LOCK/DRD pin during the braking period.

In order to re-initiative the microcomputer interface register execute \overline{ACLR} (M50423FP clear) immediately after turning the power on.

4. Digital filter

The M50423FP converts the sampling frequency of audio data from 44.1kHz (fs) to 88.2kHz (2fs) or 176.4kHz (4fs) by an overflow limited, FIR linear-phase digital filter.

Digital filter selection is done using pins DASEL1~DASEL4. Table1 shows the digital filter and DAC interface mode. Digital filter pass mode with no interpolation of uncorrectable data is designed for non-audio applications such as CD-ROM or CD-1. The digital filter pass mode with interpolation is used external precision digital filter applications.

Fig. 4 (a) shows the characteristics of the 2fs digital filter. Fig.4 (b) shows the characteristics of the 4fs digital filter.

5. D-A Converter Interface

The M50423FP has many different DAC Interface formats.

The desired format is selected using pins DASEL1~DASEL4.

Timing signals, data and clock automatically change to correspond to which digital filter, fs (pass) / 2fs / 4fs, is chosen.

If the 4fs digital filter mode is selected then the dual DAC mode and 18-bits data out mode are available.

Table 1 shows the interface modes.

Fig. 5 (a) ~Fig. 5 (e) show the timings if interface to DAC.




Fig. 4 (a) Frequency characteristics of the digital filter (Sampling frequency 88.2kHz:2fs)




Fig. 4 (b) Frequency characteristics of the digital filter (Sampling frequency 176.4kHz:4fs)



Table 1 DAC Interface modes

MODE	DASEL 1	DASEL 2	DASEL 3	DASEL 4	DF	MSB/LSB 1st	Note	Timing chart
1	0	0	0	0	2fs	MSB 1st		Fig. 5 (a)
2	0	0	0	1	(fs)	MSB 1st	Bypass filter	Fig. 5 (a)
3	1	0	0	0	2fs	LSB 1st		Fig. 5 (b)
4	1	0	0	1	(fs)	LSB 1st	Bypass filter	Fig. 5 (b)
5	1	0	1	0	4fs	MSB 1st		Fig. 5 (c)
6	1	0	1	1	4fs	MSB 1st	Dual DAC	Fig. 5 (d)
7	- 0	1	0	1	(fs)	MSB 1st	No interpolation	Fig. 5 (a)
8	1	1	0	0	2fs	MSB 1st		Fig. 5 (e)
9	1	1	0	1	(fs)	MSB 1st	Bypass filter	Fig. 5 (e)





Fig. 5 DAC interface timing chart




CD PLAYER DIGITAL SIGNAL PROCESSOR

6. Digital Interface output

The M50423FP outputs digital interface signal conforming to EIAJ CP-340 or IEC formats.

The block diagram shows the digital interface and Fig. 6 shows the timings. Channel status clock accuracy can handle variable pitch control and can be set using the ACRCY pin.

The clock accuracy is level II when ACRCY pin is Low, and level III when ACRCY pin is High.






Fig. 6 Timing

7. CLV servo control circuit

CLV servo control circuit operates using two signals. The first is the frequency difference beween EFM-clock and X'tal -clock. The second is the phase difference beween write-frame address and read-frame address of the external 64K or 256K RAM. Motor control signals are output to PWM1 (-signal) and PWM2 (+signal).

Because these singals are internally phase compensated, the CLV servo control circuit can be easily composed using current drivers on pins PWM₁ and PWM₂.

Fig. 7 shows the CLV wave form and its duty cycle when the CIRC decoding block addressing write-frame address and the read-frame address exceeds \pm 8 frames.

When this occurs the duty cycle of the CLV waveforms will be reset to 0.

The disc motor can be driven by PWM waveforms directly or it can be driven by an analog signal that can be generated by integrating the PWM waveforms.

By using an analog signal, it is possible to adjust the servo loop-gain by varying direct external component values. But in the case of PWM waveforms, the servo loop-gain is determined by motor torque, and the rotating moment of the disc, turntable, and disc clamper.




Fig. 7 CLV waveform